Title:
分周回路およびそれを備えたPLL回路並びに半導体集積回路
Document Type and Number:
Japanese Patent JP5184680
Kind Code:
B2
More Like This:
| JPH01269318 | COUNTER CONTROLLER |
| JPS58219831 | CIRCUIT FOR DETECTING COINCIDENCE OF OUTPUT FROM COUNTER |
| WO/2003/079551 | PLL NOISE SMOOTHING USING DUAL-MODULUS INTERLEAVING |
Inventors:
Ken Mannaka
Shigeru Taguchi
Shigeru Taguchi
Application Number:
JP2011150344A
Publication Date:
April 17, 2013
Filing Date:
July 06, 2011
Export Citation:
Assignee:
Sharp Corporation
International Classes:
H03K23/66; H03K21/00; H03L7/08; H03L7/183
Domestic Patent References:
| JP200387113A |
Attorney, Agent or Firm:
Kenzo Hara International Patent Office