Title:
【発明の名称】エラーバースト修正のための試行錯誤方法及びマルチバイトエラーの修正方法
Document Type and Number:
Japanese Patent JP2721099
Kind Code:
B2
Abstract:
A method for correcting error bursts in data which are uncorrectable by an ECC in a communications channel in which no pointer is available or if available is not generated. The data is recorded in blocks preferably comprising subblocks. Parity cell syndromes are generated for each block during writing; and during reading these syndromes are analyzed to identify possible starting points of error burst locations. A trial correction is applied to the data in the uncorrectable block (or subblock), then verified whether successful using CRC. The correction is accepted as valid if and only if only one trial correction is verified as successful. The maximum number B of consecutive bytes in error correctable in a block is less than, the number N of bytes in each parity cell, and N-B is selected to limit the probability of miscorrection.
More Like This:
| WO/2005/073850 | SEMICONDUCTOR DEVICE AND METHOD FOR ACTIVATING THE SAME |
| JP4283859 | Storage subsystem and how it works |
| JPS593645 | ERROR CORRECTION SYSTEM |
Inventors:
JON SUKOTSUTO ETSUGENBAAGAA
Application Number:
JP29948192A
Publication Date:
March 04, 1998
Filing Date:
November 10, 1992
Export Citation:
Assignee:
INTAANASHONARU BIJINESU MASHIINZU CORP
International Classes:
G06F11/10; G11B20/18; H03M13/00; H04L1/00; (IPC1-7): G11B20/18; G06F11/10; H03M13/00
Domestic Patent References:
| JP295029A | ||||
| JP63259876A |
Attorney, Agent or Firm:
Tsukio Okada