Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
パケットエラー訂正装置及び方法
Document Type and Number:
Japanese Patent JP4328602
Kind Code:
B2
Abstract:
A packet error correcting apparatus includes a retransmission request controlling unit controlling a timing of transmission of a retransmission request to a packet transmitting apparatus from a retransmission request transmitting unit according to whether an error correcting unit can restore the lost packet within a predetermined time period when loss of the packet is detected. In a packet receiving apparatus supporting both Forward Error Correction (FEC) and Automatic Repeat reQuest (ARQ), it is possible to control a timing of transmission of a retransmission request when packet loss occurs, thereby to regenerate video and/or voice with the most suitable delay time while suppressing transmission of unnecessary retransmission requests.

Inventors:
Tsuyoshi Miura
Makoto Fujita
Application Number:
JP2003390914A
Publication Date:
September 09, 2009
Filing Date:
November 20, 2003
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
富士通株式会社
International Classes:
H04L1/16; H04L1/18; H04L12/26; H04L12/70; H04L29/06; H04N7/24; H04N21/438; H04N21/6375; H04N21/6377; H04N21/643; H04N21/658
Domestic Patent References:
JP11136220A
JP9214474A
JP2003174478A
Attorney, Agent or Firm:
Yu Sanada



 
Previous Patent: DIGITAL CONTROLLER

Next Patent: VEHICLE CONTROLLER