PACKET MULTIPLEXER

Japanese Patent JP3641965

B2

PROBLEM TO BE SOLVED: To reduce delay fluctuation in a packet multiplexing device by increasing the operation speed of a common bus compared with an output line speed, arranging an output buffer for matching with the line speed of an output line and temporarily storing a packet so as to reduce a prescribed waiting time.
SOLUTION: The value of delay fluctuation in a packet multiplexer is decided by the opening/closing period of a gate. By reducing this opening/closing gate, the distribution range of the waiting time of a packet at an inputting part, which is generated by the arriving timing of the packet and timing until the gate is opened, is reduced to suppress delay fluctuation. In addition, since the transferring speed of the packet after passing through a common bus is an operation speed of the common bus, the packet is transferred faster than the output line speed. An output part of temporarily storing the packet which has passed through the common bus is arranged at the rear stage of the common bus to transfer at the transferring speed of a line at the time of outputting to the output line.

Toshinaga Hidenori
Toru Otsu
Hiroshi Kazama

JP4646799A

April 27, 2005

February 24, 1999

Click for automatic bibliography generation  

Nippon Telegraph and Telephone Corporation

H04J3/04; H04L12/28; H04L49/111; H04L49/9023; (IPC1-7): H04L12/56; H04J3/04

JP6053989A
JP1135245A
JP7311735A

俊長秀紀 大津徹 風間宏志,衛星搭載ATMスイッチ構成法の研究-多重化機能構成法に関する検討-,電子情報通信学会技術研究報告,日本,社団法人電子情報通信学会,1998年10月,SAT98-45,p21-27
俊長秀紀 大津徹 風間宏志,衛星搭載ATMスイッチ構成の一考察,電子情報通信学会全国大会98-春,日本,社団法人電子情報通信学会,1998年,通信1,p282
俊長秀紀 大津徹 風間宏志,衛星搭載ATMスイッチにおける遅延揺らぎ特性解析,1998年電子情報通信学会ソサイエティ大会,日本,社団法人電子情報通信学会,1998年,p192

Keiichi Yamamoto

Previous Patent: ORGANIC EL ELEMENT AND ITS MANUFACTURE

Next Patent: HIGH VOLTAGE AUTOMATIC SWITCHGEAR