Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PATTERN NORMALIZATION PROCESSOR
Document Type and Number:
Japanese Patent JPH04263383
Kind Code:
A
Abstract:

PURPOSE: To perform geometrical conversion so that the space of the stroke composing the character patterns is evenly arranged.

CONSTITUTION: The data such as input patterns, inverse number table, etc., is stored in a three-port memory 12. A signal 106 and a signal 107 express read data and a signal 115 expresses write data. A coincidence circuit 16 and a counter 17 are used for measuring the space of the stroke for the character patterns and an adder 18 is used for histogram processing, etc. Multiplexers 21 and 22 select the data read from the three-port memory 12 when the table loop-up processing is performed and gives it as an address. Each module is controlled by the microcode read from a microprogram memory 10 and operates by synchronizing a pipeline clock 100.


Inventors:
KAMIMURA TAKESHI
Application Number:
JP2422391A
Publication Date:
September 18, 1992
Filing Date:
February 19, 1991
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
G06K9/42; G06K9/46; (IPC1-7): G06K9/46
Attorney, Agent or Firm:
Shin Uchihara