PURPOSE: To perform a phase lock operation at high speed by enabling the wide variable control of a frequency pull-in operation and a phase pull-in operation.
CONSTITUTION: This circuit is provided with a voltage controlled oscillator(VCO) 13, phase comparator 11 for comparing the phase of a reference signal with that of an output from the VCO 13 and outputting a phase difference signal, loop filter 12 and sample/hold circuit (storage means) 16. When a phase difference is detected by a rise edge detection circuit (first control means) 15, the output of the loop filter 12 is stored in the sample/hold circuit 16. A switch 18 is interposed between the sample/hold circuit 16 and the output side of the loop filter 12 and when no phase difference is detected any more, the switch 18 is put into a conductive state by a NOR circuit (second control means) 17. For the long phase difference signal, the frequency pull-in operation is preferentially performed, and concerning the short phase difference signal the phase difference pull-in operation is preferentially performed. Thus the phase operation is accelerated.
JPH0456415 | CHARGE PUMP CIRCUIT |
JP2012205046 | SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF OPERATING THE SAME |
JPH054633 | [Name of device] PLL circuit |