Title:
PHASE SYNCHRONING LOOP HAVING CHARGE PUMP WITH RESETTING
Document Type and Number:
Japanese Patent JP2778329
Kind Code:
B2
Abstract:
PURPOSE: To set a charge pump when an up signal and a down signal simultaneously appear in charge pump output.
CONSTITUTION: The charge pump circuit 20 of a phase synchronous loop has a detection device 28, a latch 29 and the charge pump 27. When the charge pump 27 simultaneously gives the up signal and the down signal, the detection device 28 gives a reset signal to the latch 29. The latch 29 receives the reset signal from the detection device 28 and first and second current signals. The latch 29 inhibits the first and second current signals from reaching the charge pump in response to the reset signal.
More Like This:
| JP2639315 | PLL CIRCUIT |
| JP5632712 | Clock oscillator circuit and semiconductor device |
Inventors:
JEEMUSU ESU AAUIN
DEBITSUDO EFU MUURAA
DEBITSUDO EFU MUURAA
Application Number:
JP2988092A
Publication Date:
July 23, 1998
Filing Date:
January 22, 1992
Export Citation:
Assignee:
MOTOROORA INC
International Classes:
H03L7/091; G01R25/00; H03K5/26; H03L7/089; (IPC1-7): H03L7/089; G01R25/00; H03K5/26
Other References:
【文献】IBM TECHNICAL DISCLOSURE BULLETIN,VOL.14,NO.2,JULY 1971,PP.580
Attorney, Agent or Firm:
Masanori Honjo (1 person outside)
Previous Patent: SIMULTANEOUS CONTROL SYSTEM OF LINE SWITCHING DEVICE
Next Patent: RESIN SEALING MOLD FOR RESIN-SEALED SEMICONDUCTOR DEVICE
Next Patent: RESIN SEALING MOLD FOR RESIN-SEALED SEMICONDUCTOR DEVICE