PLASMA DISPLAY PANEL AND MANUFACTURE THEREOF - Dai Nippon Printing Co.,Ltd.

Title:

PLASMA DISPLAY PANEL AND MANUFACTURE THEREOF

Document Type and Number:

Japanese Patent JP3905624

Kind Code:

B2

Abstract:

PROBLEM TO BE SOLVED: To maintain the strength of partitioning walls, and to improve the contrast while improving the luminance by providing a step-shape having a stage difference in a side surface of each partitioning wall for partitioning a discharge space.
SOLUTION: Address electrodes 8 are formed on a bedding layer 10 on a glass board of a back surface plate 2, and after laminating a dielectric layer 6' thereon, partitioning walls 3 and phosphor layers 9 are provided thereon. Each partitioning wall 3 is provided with the predetermined strength and formed into a step-shape having a stage difference in a side surface thereof so as to secure a wide discharge space, and generated variable of the ultraviolet rays is increased, and phosphor is sufficiently adhered. The partitioning wall 3 is desirably formed by using plural pattern printed boards having a different line width, and laminating the partitioning wall forming coating composition in order from a composition having a thick line width to a composition having a thin line width with screen printing. Or, in order to secure the quantity of the resin in relation to an inorganic component of the coating composition so that the resin is included in a lower layer more than an upper layer at 0.3 wt.% or more, two kinds or more of the coating composition can be laminated for coating, and thereafter, blasted with the predetermined mask pattern so as to form a partitioning wall.

More Like This:

JPS6072784	PRINTING OF CANDY AND CHEWING GUM
JPS5274413	METHOD OF AND APPARATUS FOR PRINTING GROUPS OF SYMBOL COMBINATIONS

Inventors:

Takashi Miyama
Shinichi Sakano

Application Number:

JP2922398A

Publication Date:

April 18, 2007

Filing Date:

January 27, 1998

Export Citation:

Click for automatic bibliography generation Help

Assignee:

Dai Nippon Printing Co.,Ltd.

International Classes:

B41F17/00; H01J9/02; H01J9/227; H01J11/02; H01J11/12; H01J11/22; H01J11/24; H01J11/26; H01J11/34; H01J11/36; H01J11/42; H01J17/04; (IPC1-7): H01J11/02; B41F17/00; H01J9/227; H01J17/04

Domestic Patent References:

JP11045663A
JP8203439A
JP7161298A
JP10007432A
JP8273543A
JP7045190A

Attorney, Agent or Firm:

Hideo Sarada
Junzo Yoneda

Previous Patent: INTEGRATED DEVICE AND ENCODER USING THE SAME

Next Patent: LOOP STATE DETECTION DEVICE