Title:
PLURAL REGION SELECTING ROM
Document Type and Number:
Japanese Patent JP2003242796
Kind Code:
A
Abstract:
To provide the same effect as that a plurality of ROMs are selected and used by utilizing an unused region of a ROM.
A selection switch 4 for short-circuiting an unused high order address signal of a ROM 1 to fixed logic '1', '0' is provided by using the ROM 1 having capacity being larger than address space used by a processor by twice or more. The same effect as that ROM data is switched to the other ROM data for the processor is obtained by switching this selection switch 4.
Inventors:
NISHINO MITSUHIRO
Application Number:
JP2002084494A
Publication Date:
August 29, 2003
Filing Date:
February 18, 2002
Export Citation:
Assignee:
NISHINO MITSUHIRO
International Classes:
G11C17/00; G11C17/08; (IPC1-7): G11C17/00; G11C17/08
Previous Patent: NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND ITS POWER- UP READ METHOD
Next Patent: METHOD FOR OPERATING SEMICONDUCTOR MEMORY DEVICE
Next Patent: METHOD FOR OPERATING SEMICONDUCTOR MEMORY DEVICE