Title:
深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用の電力管理
Document Type and Number:
Japanese Patent JP2022517810
Kind Code:
A
Abstract:
人工ニューラルネットワーク内の1つ以上のベクトル行列乗算(vector-by-matrix multiplication、VMM)アレイを伴う様々な動作について、電力管理技術の多数の実施形態が開示されている。【選択図】図9
More Like This:
Inventors:
Trang, Hugh, Van
Tiwari, bipin
Latency, mark
Doe, Nan
Tiwari, bipin
Latency, mark
Doe, Nan
Application Number:
JP2021541296A
Publication Date:
March 10, 2022
Filing Date:
September 06, 2019
Export Citation:
Assignee:
SILICON STORAGE TECHNOLOGY, INC.
International Classes:
G06G7/60; G06N3/063; G11C11/54; G11C16/04
Domestic Patent References:
JP2009211153A | 2009-09-17 | |||
JP2005122467A | 2005-05-12 | |||
JP2004157755A | 2004-06-03 | |||
JP2005175070A | 2005-06-30 | |||
JPH06119566A | 1994-04-28 | |||
JP2001211211A | 2001-08-03 | |||
JP2009135623A | 2009-06-18 |
Foreign References:
WO2017200883A1 | 2017-11-23 |
Attorney, Agent or Firm:
Patent Business Corporation Wisdom International Patent Office