Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
POWER SUPPLY EQUIPMENT AND FEEDING SYSTEM
Document Type and Number:
Japanese Patent JP3433046
Kind Code:
B2
Abstract:

PROBLEM TO BE SOLVED: To supply a stable DC voltage to a load, by detecting the voltage from both anode and cathode of a first rectifying element connected to the output of a DC power supply circuit by means of a second rectifying element and a group of resistors for voltage division.
SOLUTION: An output voltage of a rectifying and smoothening circuit 32 is supplied to a load 100 through a redundant diode 331 (first rectifying element). Resistors 335, 336 are connected in series between the cathode of this redundant diode 331 and 0 V (ground), and a serial circuit of other resistors 333, 334 is connected between the anode (second rectifying element) of a backup diode 332 and the anode of the diode 332 is connected to the midpoint of the resistors 335 and 336, and the cathode of the backup diode 332 is connected to the contact point between the resistors 333 and 334. A voltage detecting circuit is constituted with these diodes 331, 332 and resistors 333, 336. Anode (midpoint of resistor 335, 336) of the backup diode 332 is connected to one of the input terminals of a voltage control amplifier 341 as a constituent element of a voltage control circuit 34. A reference voltage 342 is connected to other input terminal of the voltage control amplifier 341. A voltage at the midpoint of the resistors 335, 336 and an error voltage of a reference voltage 342 is detected by the voltage control amplifier 341.


Inventors:
Koichi Mizuta
Kiyoshi Kubota
Hiroyasu Miyazaki
Toshiyuki Kimura
Application Number:
JP13804297A
Publication Date:
August 04, 2003
Filing Date:
May 28, 1997
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
株式会社日立製作所
株式会社日立インフォメーションテクノロジー
International Classes:
H02J1/00; H02M3/28; (IPC1-7): H02M3/28
Domestic Patent References:
JP1238458A
JP844438A
JP4178168A
Attorney, Agent or Firm:
Makoto Suzuki



 
Previous Patent: SYSTEM AND DEVICE FOR DECODING

Next Patent: SIGNAL PROCESSOR