Title:
PROCESSING METHOD OF PLURALITY OF CHANELS IN DIGITAL BLOCK TRANSMISSION SYSTEM AND RADIOTELEPHONE SYSTEM
Document Type and Number:
Japanese Patent JPH06177829
Kind Code:
A
Abstract:
PURPOSE: To provide a digital block processor having a single device which can transmit plural channels. CONSTITUTION: This digital block processor consists of a means 202 which demultiplexes plural cellular digital transmission channels, a means 205 which is connected to this demultiplexing means 202 and couples digital transmission channels and a DAT signal, a means 207 which is connected to the coupling means 205 and generates a digitally sampled data stream indicating plural modulation IF carriers, and a means 211 which converts the digitally sampled data stream to an analog time series signal in response to the means 207.
More Like This:
Inventors:
TERII UIRIAMU KOPUREE
Application Number:
JP21919193A
Publication Date:
June 24, 1994
Filing Date:
August 12, 1993
Export Citation:
Assignee:
AMERICAN TELEPHONE & TELEGRAPH
International Classes:
H04B7/26; H04J1/00; H04J1/05; H04J3/00; H04J4/00; H04L27/12; H04W88/08; (IPC1-7): H04B7/26; H04B7/26; H04J1/00; H04L27/12
Attorney, Agent or Firm:
Hirofumi Mimata