Title:
PROGRAMMABLE CONTROLLER
Document Type and Number:
Japanese Patent JP3538358
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To solve a problem that using a high-speed CPU capable of coping with the interruption processing of a high cycle is required since the interruption processing is required to every pulse output in a CPU for a conventional programmable controller.
SOLUTION: The output cycle of a pulse string generated by a pulse generation part 2 is divided by a pulse dividing part 3, the signal of plural-fold cycle of the cycle of an output pulse is outputted from the part 3 and this signal is inputted to the CPU 1 as the interruption request signal of the CPU 1, thereby the CPU 1 is capable of performing interruption processing by the plural-fold cycle to control the number of pulses to be outputted by this interruption processing.
Inventors:
Yokogawa, Shinsuke
Application Number:
JP2000039851A
Publication Date:
June 14, 2004
Filing Date:
February 17, 2000
Export Citation:
Assignee:
MITSUBISHI ELECTRIC CORP
International Classes:
G05B15/02; G05B19/02; G05B19/042; G05B19/05; (IPC1-7): G05B19/05
Previous Patent: DEVICE FOR INJECTION OF LIQUID CRYSTAL
Next Patent: ARTIFICIAL FISH REEF AND METHOD FOR PRODUCING THE SAME
Next Patent: ARTIFICIAL FISH REEF AND METHOD FOR PRODUCING THE SAME