PROGRAMMABLE LOGIC DEVICE AND ITS WRITER

Title:

PROGRAMMABLE LOGIC DEVICE AND ITS WRITER

Document Type and Number:

Japanese Patent JPH06187246

Kind Code:

A

Abstract:

PURPOSE: To prevent a third party from reproducing electronic equipment by duplicating the program data of the programmable logic device(PLD), whose functions are programmed by writing the program data from outside, and then applying the data to another PLD of the same kind.

CONSTITUTION: An address generated by a control circuit 26 is scrambled by an address scrambling circuit 30 based on the 1st and 2nd key data and supplied to a RAM 22. The program data which are reversely scrambled in advance based on the 1st and 2nd key data are read out of an E(E) PROM 24 and written in the RAM 22 according to the scrambled address. The 1st key data are written in a PLD 20 previously and a user can read the data out, but can not rewrite the data. The 2nd key data can be written by the user, but can not be read out. Consequently, a person who does not know the 2nd key data can not reproduce this PLD.

Inventors:

KAWANA KEIICHI

Application Number:

JP34084292A

Publication Date:

July 08, 1994

Filing Date:

December 22, 1992

Export Citation:

Click for automatic bibliography generation Help

Assignee:

KAWASAKI STEEL CO

International Classes:

G06F12/14; G06F21/10; G06F21/60; G06F21/62; G06F21/72; G11C16/02; G11C16/06; G11C17/00; H01L21/8247; H01L27/115; (IPC1-7): G06F12/14; G11C16/06; H01L27/115

Attorney, Agent or Firm:

Toshihiko Kanayama (2 outside)

Previous Patent: Door operator

Next Patent: NONVOLATILE MEMORY CHECK CIRCUIT