PROGRAMMABLE LOGIC DEVICE - MATSUSHITA ELECTRIC IND CO LTD

Title:

PROGRAMMABLE LOGIC DEVICE

Document Type and Number:

Japanese Patent JP2004070556

Kind Code:

A

Abstract:

To prevent imitation and internal operation analysis of program data of a system using a programmable device.

As shown in a block diagram of the system using the programmable logic device, a ROM 11 is external memory means for storing program data used by the programmable logic device 10, and the programmable logic device 10 comprises I/O controlling means 12 for reading in states of input/output pins as key information generating means, decoding means 13 for decoding data from the ROM 11 with key information from the I/O controlling means 12 to output decoded program data, a logic element array 15 having arrayed logic elements whose function is defined when setting data are written into an internal rewritable memory, and programming means 14 for writing into the logic element array 15.

Inventors:

MASUNO TAKASHI
TAKARA TADAMASA
AKIYAMA TAKASHI

Application Number:

JP2002227113A

Publication Date:

March 04, 2004

Filing Date:

August 05, 2002

Export Citation:

Click for automatic bibliography generation Help

Assignee:

MATSUSHITA ELECTRIC IND CO LTD

International Classes:

G06F12/14; G06F1/00; G06F21/12; G06F21/14; G06F21/62; G06F21/75; H01L21/82; H01L21/822; H01L27/04; H03K19/173; H04L9/08; H04L9/10; (IPC1-7): G06F12/14; G06F1/00; H01L21/82; H01L21/822; H01L27/04; H03K19/173; H04L9/08; H04L9/10

Attorney, Agent or Firm:

Fumio Iwahashi
Tomoyasu Sakaguchi
Hiroki Naito

Previous Patent: INFORMATION PROCESSOR AND METHOD, RECORDING MEDIUM, AND PROGRAM

Next Patent: CONTENT RECORDING DEVICE AND CHARGING PROCESSOR