Title:
QUANTIZING CIRCUIT
Document Type and Number:
Japanese Patent JPH06334535
Kind Code:
A
Abstract:
PURPOSE: To decrease quantization width without greatly spoiling encoding efficiency and obtain a signal of high quality when adjacent signals are quantized at the time of quantization combined with zero-run length encoding.
CONSTITUTION: A quantizer 103 when receiving an input signal (a), a quantization control signal (b) specifying the quantization width, and a quantization variation signal (c) indicating information on quantization outputs the output signal (d) generated by quantizing the input signal and a quantization decision signal (e) indicating information on the quantization. A delay unit 104 delays the quantization variation signal and outputs it to the quantizer 103.
Inventors:
NISHIO TAKATOSHI
Application Number:
JP12251893A
Publication Date:
December 02, 1994
Filing Date:
May 25, 1993
Export Citation:
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
H03M7/50; H04N1/40; H04N1/41; H04N5/14; H04N19/00; H04N19/42; H04N19/423; H04N19/70; H04N19/93; (IPC1-7): H03M7/50; H04N1/40; H04N1/41; H04N5/14; H04N7/13
Attorney, Agent or Firm:
Akira Kobiji (2 outside)
Previous Patent: Epicyclic gear reduction gears for turbo machinery
Next Patent: POSITIVE IMAGE FORMING METHOD
Next Patent: POSITIVE IMAGE FORMING METHOD