Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
QUEUE CONTROL SYSTEM FOR INTERPROCESSOR COMMUNICATION
Document Type and Number:
Japanese Patent JPH0668040
Kind Code:
A
Abstract:

PURPOSE: To shorten the access processing time of a queue for communication and to simplify its control by changing the queue for communication between processors from the chain system to the ring buffer system.

CONSTITUTION: A memory shared between processors 10 and 20 is provided with queues 30 and 40 for communication in the ring buffer system, and queues for communication between processors are controlled. In this case, queues for communication between processors 10 and 20 consist of a read pointer 101 for reception, a write pointer 102 for transmission, and resources 201 to 206 for communication. When transmitting data to the processor 10, the processor 20 writes the number of the resource in the pointer pointed by the write pointer 102 of the queue 30 for communication of a queue control mechanism part 60 and updates the pointer. The processor 10 on the reception side takes out the resource number from the pointer pointed by the read pointer 101 of the queue 30 for communication of a queue control mechanism part 50 and updates the pointer.


More Like This:
Inventors:
YOSHIOKA NORIAKI
Application Number:
JP23763792A
Publication Date:
March 11, 1994
Filing Date:
August 14, 1992
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
G06F13/38; G06F9/54; G06F15/16; G06F15/167; (IPC1-7): G06F15/16; G06F13/38
Attorney, Agent or Firm:
Masaki Yamakawa



 
Next Patent: パノラマアダプタ