PURPOSE: To provide a queue memory system which provides a flexible memory transfer system that can store and fetch memory value for a queue by using a single processing.
CONSTITUTION: A queue controller 20 controls data transfer between a queue memory 28 and peripheral equipment 22 and 24. Furthermore, each peripheral equipment 22 and 24 has a queue control register which is structured to access a selected channel of the queue memory 18. An opened queue memory system accesses a queue by efficiently using a cycle time of a central processing unit 12 of this system. without disturbing a more general processing step. This queue memory system waits for the timing cycle when the central processing unit 12 does not request the use of a bus. The queue memory system transfers data between a queue and the peripheral equipment 22 and 24 at the time of waiting.
JIYON EI RANGAN
JIEIMUZU EMU SHIBIGUTOROSU
Next Patent: ADDRESS ARITHMETIC UNIT