REFERENCE SIGNAL GENERATION CIRCUIT, AD CONVERSION CIRCUIT AND IMAGING DEVICE

Japanese Patent JP2014127928

A

PROBLEM TO BE SOLVED: To provide a reference signal generation circuit, an AD conversion circuit and an imaging device that reduce the number of higher order current source cells.SOLUTION: A clock generation section 10 has a delay section having a plurality of delay units for outputting delayed versions of an input signal, and outputs a lower phase signal based on the signals output from the delay section. A higher order current source cell section 11 has higher order current source cells for generating the same constant current. A lower order current source cell section 12 has a plurality of lower order current source cells weighted to generate constant currents of current values different by a predetermined proportion of the current value of the constant current generated by the higher order current source cells. The higher order current source cells are selected on the basis of a clock that is a frequency division of clocks based on the lower phase signal, and the lower order current source cells are selected on the basis of pulses generated at time intervals based on the period of the clock used to select the higher order current source cells which are generated at timings based on rises or falls of the clocks based on the lower phase signal.

HAGIWARA YOSHIO

JP2012284605A

July 07, 2014

December 27, 2012

Click for automatic bibliography generation  

OLYMPUS CORP

H03M1/74; H03M1/68

JP2013070331A	2013-04-18
JP2007088971A	2007-04-05
JP2011250009A	2011-12-08

Sumio Tanai
Masatake Shiga
Suzuki Mitsuyoshi
Tadao Takashiba
Hiroshi Masui
Shiro Suzuki
Hiroyuki Hashimoto

Previous Patent: AD CONVERSION CIRCUIT AND SOLID STATE IMAGING DEVICE

Next Patent: STEREOSCOPIC DISPLAY DEVICE