Title:
サンプリング回路およびこれを用いた受信機
Document Type and Number:
Japanese Patent JP5355589
Kind Code:
B2
Abstract:
A sampling circuit and a receiver are provided having a high flexibility of filter design and excellent characteristics for removing an interfering wave. Provided also are a sampling circuit and a receiver having a low level of the higher harmonic spurious. The sampling circuit includes a charge sampling circuit, which executes sampling of an input signal, and a plurality of charge sharing circuits connected in parallel to the output stage of the charge sampling circuit. The charge sharing circuits include a charge sharing circuit group having transmission functions different from one another, a synthesis circuit, which is arranged at the output side of the charge sharing circuit group and synthesizes the outputs of the charge sharing circuits, and a digital control unit, which outputs a control signal for controlling the operation of the charge sharing circuit group and the synthesis circuit.
More Like This:
| JP2022086190 | DETECTION CIRCUIT |
| JPS555599 | CIRCUIT FOR CONNECTING SELECTIVELY OR BREAKING WIDE BAND SIGNAL |
Inventors:
Youhei Morishita
Application Number:
JP2010541249A
Publication Date:
November 27, 2013
Filing Date:
December 04, 2009
Export Citation:
Assignee:
Panasonic Corporation
International Classes:
H03K17/00; H03H17/02; H03H19/00
Domestic Patent References:
| JP2008011493A | 2008-01-17 |
Foreign References:
| US20030035499A1 | 2003-02-20 | |||
| US20030035499A1 | 2003-02-20 |
Attorney, Agent or Firm:
Koichi Washida