ショットキ・バリアCMOSデバイスおよび方法 - Spinneka Semiconductor, Incorporated

Title:

ショットキ・バリアCMOSデバイスおよび方法

Document Type and Number:

Japanese Patent JP2006514424

Kind Code:

A

More Like This:

JP4743864	How to reduce the boron diffusion coefficient in pFET
JP2714184	[Title of Invention] Output buffer circuit
JP4579539	Semiconductor devices that provide isolation of high frequency signals

Inventors:

Snyder, John Pee.
Larson, John M.

Application Number:

JP2004506087A

Publication Date:

April 27, 2006

Filing Date:

May 16, 2003

Export Citation:

Assignee:

Spinneka Semiconductor, Incorporated

International Classes:

H01L21/8238; H01L27/092; H01L27/095; H01L29/47; H01L29/51; H01L29/872; H01L21/336; H01L29/78

Domestic Patent References:

JPS63168046A	1988-07-12
JPS58223362A	1983-12-24

Foreign References:

WO2001045157A1

2001-06-21

Attorney, Agent or Firm:

Hidesaku Yamamoto
Takaaki Yasumura
Natsuki Morishita

Previous Patent: 高純度精製化合物を利用可能にする設備

Next Patent: モジュラーバイポーラ−ＣＭＯＳ−ＤＭＯＳアナログ集積回路およびパワ�...