To provide a transistor structure capable of improving an ESD resistance.
In the semiconductor apparatus, a drain layer 12 with high concentration is formed apart from an edge of drain side of a gate electrode 7 on a surface of a drain layer 10 with intermediate concentration. A P-type impurity layer 13 is formed on a surface of a substrate between the gate electrode 7 and the drain layer 12 with high concentration so as to surround the drain layer 12 with high concentration. During a parasitic bipolar transistor 30 turns on due to abnormal surge voltage, electrons move from a source electrode 15 side to a drain electrode 16 side. In this case, electrons avoid the vicinity of the surface of the substrate X on which the P-type impurity layer 13 is formed, as shown by the arrow 25 in Fig. 4, electrons are dispersed and moved so as to infiltrate into a side of drain electrode 16 from deeper location.
JPS61129872 | MANUFACTURE OF SEMICONDUCTOR DEVICE |
JP2796247 | [Title of Invention] Electro-Optical Element |
UEHARA MASABUMI
ANZAI KATSUYOSHI
SANYO SEMICONDUCTOR CO LTD
JPH08172184A | 1996-07-02 | |||
JP2000183181A | 2000-06-30 | |||
JP2003218348A | 2003-07-31 | |||
JP2001320047A | 2001-11-16 | |||
JP2006114768A | 2006-04-27 | |||
JPS63314869A | 1988-12-22 | |||
JP2002043579A | 2002-02-08 | |||
JP2005109483A | 2005-04-21 | |||
JPH08172184A | 1996-07-02 | |||
JP2000183181A | 2000-06-30 | |||
JP2003218348A | 2003-07-31 |
US6144070A | 2000-11-07 |
Next Patent: COMMON MODE CHOKE COIL