PURPOSE: To prevent a signal-delay phenomenon that affects an adjacent signal conductor, by classifying signal conductors into common-input logic circuit groups, and providing a shielding wire between these groups of signal conductors for transmitting a decoded signal from a decoding circuit.
CONSTITUTION: Each shielding line SL1 or SL2 is located between signal line groups, such as a group of signal conductors L1, L2, L3, and L4 for transmitting a decoded signal from a decoding circuit DEC1, a group of signal lines L5, L6, L7, and L8 from a decoding circuit DEC2, a group of signal lines L9, L10, L11, and L12 from a decoding circuit DEC 3. Then, a ground line GL is connected to the shielding lines SL1 and S12 through a connection line CL, which is provided at right angles to these shielding lines SL1 and SL2. In these three signal line groups, only one signal line in each group is set to a high level, and therefore two adjacent signal lines can not be changed to a high level at the same time.
JPH0669470 | SEMICONDUCTOR DEVICE |
JPH0467652 | LAYOUT TECHNIQUE OF LSI |
JPH03130999 | SEMICONDUCTOR INTEGRATED CIRCUIT |