Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR INTEGRATED CIRCUIT
Document Type and Number:
Japanese Patent JPS5928726
Kind Code:
A
Abstract:

PURPOSE: To eliminate skew with a simple circuit and to reduce a through- current of a push-pull transistor(TR), by using a circuit combining two kinds of switches having a complementary relation in conduction type as a driving circuit.

CONSTITUTION: An emitter and a collector of the 1st and the 2nd NPN bipolar TRs 80, 90 are connected to an output terminal Z, a power supply terminal Vcc is connected to the collector of the TR80 and the emitter of the TR90 is grounded. Further, the 4th and the 5th semiconductor switches 104, 105 of the 1st and the 2nd conduction type are connected in series and its connecting point is connected to the base of the TR80. Moreover, a series circuit comprising the 1st and the 3rd semiconductor switches 101, 103 of the 1st conduction type and the 2nd semiconductor switch 102 of the 2nd conduction type are combined respectively to the switches 104, 105, and a connecting point of the switches 102, 103 is connected to the base of the TR90. Further, the 1st input terminal Y1 is connected to the switch 101, and the 2nd input terminal Y2 is connected respectively to the switches 102∼105, thereby decreasing the through-current of the TRs 80, 90.


Inventors:
IWAMURA MASAHIRO
Application Number:
JP13858182A
Publication Date:
February 15, 1984
Filing Date:
August 11, 1982
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HITACHI LTD
International Classes:
H03K19/0175; H03K19/00; H03K19/08; (IPC1-7): H03K19/00; H03K19/094
Domestic Patent References:
JPS5490941A1979-07-19
JPS54148469A1979-11-20
JPS5342456U1978-04-12
JP56074536B
Attorney, Agent or Firm:
Katsuo Ogawa