To provide a semiconductor memory device capable of constituting a high-speed and high-capacity memory macro.
The semiconductor memory device is provided with an interface section with an external circuit, a write data line, a read data line, a data control unit connected to the interface section via the write data line, a storage storage section having a memory block connected to the data control section, and a read latch block connected between the read data line and the interface section. The data control unit outputs data read from the memory block by using the tail end of a clock as a trigger, the read latch block latches the data, by using the tail end of the other clock after at least a single cycle after from the tail end of the clock, and the interface section outputs the data to the external circuit by using the frond end of yet another clock after the other clock as a trigger.
JP2000048566A | 2000-02-18 | |||
JP2000200488A | 2000-07-18 | |||
JP2006216136A | 2006-08-17 | |||
JP2000048566A | 2000-02-18 | |||
JP2000200488A | 2000-07-18 | |||
JP2006216136A | 2006-08-17 |
Satoshi Kono
Makoto Nakamura
Kurata Masatoshi
Takashi Mine
Yoshihiro Fukuhara
Sadao Muramatsu
Ryo Hashimoto