Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
半導体処理装置及びICカード
Document Type and Number:
Japanese Patent JP4177329
Kind Code:
B2
Abstract:
A semiconductor processing device according to the invention includes a first non-volatile memory (21) for erasing stored information on a first data length unit, a second non-volatile memory (22) for erasing stored information on a second data length unit, and a central processing unit (2), and capable of inputting/outputting encrypted data from/to an outside. The first non-volatile memory is used for storing an encryption key to be utilized for encrypting the data. The second non-volatile memory is used for storing a program to be processed by the central processing unit. The non-volatile memories to be utilized for storing the program and for storing the encryption key are separated from each other, and the data lengths of the erase units of information to be stored in the non-volatile memories are defined separately. Therefore, the stored information can efficiently be erased before the execution of a processing of writing the program, and the stored information can be erased corresponding to the data length of a necessary processing unit in the write of the encryption key to be utilized in the calculation processing of the CPU.

Inventors:
Masahashi Takahashi
Takanori Yamazoe
Kouzo Katayama
Toshihiro Tanaka
Yu Shinagawa
Hiroshi Watase
Takeo Kanai
Nobutaka Nagasaki
Application Number:
JP2004534032A
Publication Date:
November 05, 2008
Filing Date:
August 29, 2002
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Renesas Technology Corp.
Hitachi Super LSI Systems Co., Ltd.
International Classes:
G06F12/06; G06F12/00; G06K19/07; G06K19/077; G07F7/10; G11C16/02; G11C16/04; G11C16/06; G11C16/16
Domestic Patent References:
JP10198776A
JP2000021183A
JP7326684A
JP10334205A
JP59021058A
JP2000090676A
JP8236731A
JP2096378A
Attorney, Agent or Firm:
Shizuyo Tamamura