Title:
SEMICONDUCTOR STORAGE DEVICE AND CONTROL METHOD THEREOF
Document Type and Number:
Japanese Patent JP2015153439
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To provide a semiconductor storage device capable of reducing a power source voltage supplied to a memory circuit and reducing the power consumption.SOLUTION: The semiconductor storage device is configured to: set a flag to a register circuit and hold an address into which writing is executed in a case where a voltage monitoring circuit detects that a voltage to be supplied is equal to or lower than a required voltage when data is written into a memory cell of a memory core having a refresh function; and causing the memory core to perform rewriting to the held address by a refresh operation according to the flag registered to the register circuit. As a result, even when a supply voltage is reduced, a holding lifetime of the memory data is secured to allow higher operation speed and to reduce the power consumption without reducing the throughput.
More Like This:
| WO/2008/140689 | BIORPROCESS DATA MANAGEMENT |
| JP2001229666 | MEMORY DEVICE AND ITS DATA READ METHOD |
| WO/2021/040969 | BANK CONFIGURABLE POWER MODES |
Inventors:
FUJIOKA SHINYA
Application Number:
JP2014026643A
Publication Date:
August 24, 2015
Filing Date:
February 14, 2014
Export Citation:
Assignee:
FUJITSU SEMICONDUCTOR LTD
International Classes:
G11C11/22; G11C11/401; G11C11/406
Attorney, Agent or Firm:
Takayoshi Kokubun