PURPOSE: To generate a precharge pulse having an optimum pulse width without making a circuit complex by forming the precharge pulse while delatying an input signal via connection wires in a required direction provided in a word line buffer forming area.
CONSTITUTION: A pulse generating circuit main body 3 generates and outputs the precharge pulse based on an input signal S1 and a delay signal SD. The signal S1 is delayed by wiring capacities C4, C3 of connection wires 6 formed in a word line buffer forming area 4 and being parallel with the direction of a word line buffer arrangement and a delay circuit 7 and becomes the signal SD. Thus, the precharge pulse having the optimum pulse width proportional to the lengths of word lines corresponding to the setting of the lengths of wires 6 is generated by this circuit constitution which is not made ccmplex.
JPS62289992 | MEMORY CIRCUIT |
JP4167458 | Semiconductor memory devices and semiconductor integrated circuits |
JPH07130177 | SEMICONDUCTOR STORAGE DEVICE |
Next Patent: OUTPUT CIRCUIT FOR SEMICONDUCTOR MEMORY