Title:
SIGNAL GENERATION CIRCUIT, VOLTAGE CONVERSION DEVICE AND SIGNAL GENERATION METHOD
Document Type and Number:
Japanese Patent JP2016163402
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To provide a signal generation circuit capable of substantially making the minimum unit of a value to be respectively set in m generation parts (m is a natural number of 2 or more) for periodically generating a PWM signal corresponding to a set value become smaller than the actual minimum unit, and to provide a voltage conversion device and a signal generation method.SOLUTION: A CPU 11 specifies a settable value being the closest to the total sum for n periods of a target value every n periods of PWM signals respectively generated by m generation parts SG1, SG2, ..SGm, determines m set values for n periods on the basis of a quotient Q and a remainder R obtained by dividing the specified settable value by a product of m and n, and respectively sets the m set values in the generation parts SG1, SG2, ..SGm by phase-classified interruption processing different in each period of the PWM signal.SELECTED DRAWING: Figure 1
Inventors:
HASEGAWA TAKASHI
TAKAHASHI SEIJI
ABE TAKENORI
TAKAHASHI SEIJI
ABE TAKENORI
Application Number:
JP2015038913A
Publication Date:
September 05, 2016
Filing Date:
February 27, 2015
Export Citation:
Assignee:
AUTO NETWORK GIJUTSU KENKYUSHO KK
SUMITOMO WIRING SYSTEMS
SUMITOMO ELECTRIC INDUSTRIES
SUMITOMO WIRING SYSTEMS
SUMITOMO ELECTRIC INDUSTRIES
International Classes:
H02M3/157; H02M3/155; H03K7/08
Domestic Patent References:
JP2007266763A | 2007-10-11 | |||
JP2011205810A | 2011-10-13 | |||
JP2007266763A | 2007-10-11 | |||
JP2011205810A | 2011-10-13 |
Attorney, Agent or Firm:
Hideno Kono
Nobuo Kono
Nobuo Kono
Previous Patent: マニピュレーションシステム及びその制御方法
Next Patent: An interrupting device, an interception method, and a computer program
Next Patent: An interrupting device, an interception method, and a computer program