Title:
SORTING OF INTEGRATED CIRCUIT DEVICE
Document Type and Number:
Japanese Patent JPS58171830
Kind Code:
A
Abstract:
PURPOSE:To easily discriminate an integrated circuit by connecting a resistance bodies having different values for each function between the electrodes provided at the same area and by sorting resistance values of such resistance bodies. CONSTITUTION:When chips A and B having two kinds of functions are loaded on the same silicon substrate, a resistance body is connected between the electrodes T1 and T2 at the same area of chips A and B. At this time, a resistance value of chip A is considered as RA, while a resistance value of chip B is considered as RB. These are different each other. The chips A and B are discriminated by measuring resistance value between the electrodes T1 and T2. Thereafter, each chip is judged for adequacy by testing it under the adequate measuring condition.
More Like This:
| WO/2018/010151 | PREPARATION METHOD FOR FIELD EFFECT TRANSISTOR AND FIELD EFFECT TRANSISTOR |
| JP2004072122 | ELECTRIC ELEMENT |
| WO/2022/066689 | EPITAXIAL HIGH-K ETCH STOP LAYER FOR BACKSIDE REVEAL INTEGRATION |
Inventors:
NISHIMURA TAKAHISA
Application Number:
JP5488382A
Publication Date:
October 08, 1983
Filing Date:
April 02, 1982
Export Citation:
Assignee:
NIPPON ELECTRIC CO
International Classes:
H01L21/02; H01L21/66; (IPC1-7): H01L21/66
Domestic Patent References:
| JPS5650526A | 1981-05-07 |
Attorney, Agent or Firm:
Uchihara Shin