Title:
スタックタイプのスナップショットバッファがネスト化されたインタラプトを処理すること
Document Type and Number:
Japanese Patent JP2005537580
Kind Code:
A
Abstract:
A data processor comprises one or more functional units, one or more register files, a data memory, and a snapshot buffer which during the handling of an interrupt condition accommodates to save state informations of various processor state elements in respective snapshot buffer elements. In particular, the data processor being comprises controller means that are arranged for upon a subsequent interrupt condition that occurs during the handling of an actual interrupt condition saving the contents of said snapshot buffer elements in a data memory facility having a multibit access port facility.
More Like This:
| JPH0719117 | [Title of Invention] Bit calculation circuit of sequencer |
| JPH09146909 | CENTRAL ARITHMETIC PROCESSOR |
| JP6585612 | Architecture mode configuration |
Inventors:
Yelun, Ah Ye Layten
Application Number:
JP2004533771A
Publication Date:
December 08, 2005
Filing Date:
September 01, 2003
Export Citation:
Assignee:
Koninklijke Philips Electronics N.V.
International Classes:
G06F9/30; G06F9/48; G06F9/318; G06F9/38; G06F9/46; G06F13/24; (IPC1-7): G06F9/48
Domestic Patent References:
| JP2004512599A | 2004-04-22 | |||
| JPS63156236A | 1988-06-29 |
Foreign References:
| WO2002033570A2 | 2002-04-25 |
Attorney, Agent or Firm:
Kenji Yoshitake
Hidetoshi Tachibana
Yasukazu Sato
Hiroshi Yoshimoto
Yasushi Kawasaki
Hidetoshi Tachibana
Yasukazu Sato
Hiroshi Yoshimoto
Yasushi Kawasaki