PURPOSE: To make a system low-cost and high-reliability and to improve the analysis speed by transmitting successively status signals to a control unit from registers in plural status reporting devices on the basis of the clock signal supplied from the control unit.
CONSTITUTION: Status reporting devices 40 and 41 each of which consists of a status register 1 where an error status signal is held, a unit address setting part 3 to which the unit address peculiar to each status reporting unit is set, and a timing circuit 2 are connected to status reporting units 50 and 51 and pair with them. A status report receiving device 12 consisting of a clock transmitting circuit 6 which supplies the clock for status signal transmission to status reporting devices 40 and 41, a status signal receiving circuit 7 which receives the error status signal, and a reception status register 8 where a reception status signal holding the received error status signal is held is connected to a control unit 9 and controls this unit 9.
JPS53105946A | 1978-09-14 | |||
JPS53125738A | 1978-11-02 |
Next Patent: MEMORY DEVICE