To provide a storage device, which allows data access to a backup block even when an address table is erased from a volatile memory.
The device includes: a nonvolatile memory 44b including a data block area and a backup block area; a volatile memory 44a which stores an address pair constituted by associating the head address of a defective block with the head address of a backup block to be alternated for the defective block; and a control part 45 which accesses the backup block alternated for the defective block by referring the address pair. The control part 45 accesses the backup block area, when the address pair is erased from the volatile memory 44a, to read the head address of the backup block and the head address of the defective block stored in the backup block, generates an address pair of the head address of the backup block and the head address of the defective block, and stores the generated address pair in the volatile memory 44a.
OSAWA TETSUYOSHI
Hayashi Ichiyoshi
Toshiyuki Inui
Next Patent: UNIVERSAL SERIAL BUS HOST DEVICE AND PROGRAM