Title:
構造体に関連する基板及びその製造方法
Document Type and Number:
Japanese Patent JP2004513504
Kind Code:
A
Abstract:
A substrate comprising at least a first and a second coating layer on one surface of the substrate is for nanoimprint lithography, the first coating layer has a positive resist and the second coating layer has a negative resist. A process in connection with nanoimprint lithography on the substrate impresses a pattern of nanometer size in a first stage into the second coating layer by a template, following which the first coating layer, in a second stage, is exposed to a chiefly isotropic developing method on surfaces thereof that have been exposed in connection with the first stage, a method for developing and material for the first and second coating layers being selected so that the first coating layer is developed more quickly than the second coating layer, so that an undercut profile is obtained in the coating layers.
More Like This:
Inventors:
Babaku
Application Number:
JP2001576539A
Publication Date:
April 30, 2004
Filing Date:
April 10, 2001
Export Citation:
Assignee:
Obducato Actie Borrag
International Classes:
G03F7/004; B81B1/00; B82B1/00; G03F7/095; G03F7/20; G03F7/26; H01L21/027; H01L21/033; (IPC1-7): H01L21/027; B82B1/00; G03F7/004; G03F7/20; G03F7/26
Domestic Patent References:
JPH1012545A | 1998-01-16 | |||
JPS59150475A | 1984-08-28 | |||
JPS60196701A | 1985-10-05 | |||
JPS61138202A | 1986-06-25 | |||
JPS6055338A | 1985-03-30 | |||
JPS62205354A | 1987-09-09 | |||
JPH01277235A | 1989-11-07 | |||
JPS6428821A | 1989-01-31 | |||
JPS5086984A | 1975-07-12 | |||
JP2005527974A | 2005-09-15 | |||
JP2002539604A | 2002-11-19 | |||
JPH09283414A | 1997-10-31 | |||
JPS63114146A | 1988-05-19 | |||
JPH1096808A | 1998-04-14 | |||
JP2000091555A | 2000-03-31 | |||
JPS63246822A | 1988-10-13 | |||
JPS6466942A | 1989-03-13 |
Foreign References:
US5330875A | 1994-07-19 | |||
US4533624A | 1985-08-06 | |||
US0594027A1 |
Attorney, Agent or Firm:
▲吉▼川 俊雄
Previous Patent: ナノ多孔質シリカフィルムの表面改質用の多官能Siに基くオリゴマー・...
Next Patent: 半導体デバイス技術モデリングのための測定‐モデル化方法に対するプロ...
Next Patent: 半導体デバイス技術モデリングのための測定‐モデル化方法に対するプロ...