Title:
SWITCHED CAPACITOR NETWORK
Document Type and Number:
Japanese Patent JPH01204518
Kind Code:
A
Abstract:
PURPOSE: To obtain a large time constant by providing a common area for two sequential 1st and 2nd switching transistors(TR) in series arrangement and composing the capacitance principally of the parasitic capacitance of the common area. CONSTITUTION: The 1st and 2nd switching TRs T1 and T2 are arranged in series between an input terminal 1 and an output terminal 2. Here, the TRs T1 and TR2 share one area, which is an area where a drain electrode is normally provided for the TR T1 and an area where a source electrode is normally provided for the TR T2. Then the parasitic capacitance Cs is composed of the sum of the parasitic capacitance of the switching TR T1 and the parasitic capacitance of the switching TR T2 . Consequently, a large time constant can be generated.
Inventors:
PETORASU YOHANESU MARIA KANPU
AASAA HERUMANUSU MARIA FUAN RU
AASAA HERUMANUSU MARIA FUAN RU
Application Number:
JP32637888A
Publication Date:
August 17, 1989
Filing Date:
December 26, 1988
Export Citation:
Assignee:
PHILIPS NV
International Classes:
H03H19/00; (IPC1-7): H03H19/00
Domestic Patent References:
| JPS57133658A | 1982-08-18 | |||
| JPS61109313A | 1986-05-27 | |||
| JPS62264713A | 1987-11-17 |
Attorney, Agent or Firm:
Akihide Sugimura (1 outside)
Previous Patent: PHASE DEVIATION COMPENSATION TYPE DIFFERENTIAL AMPLIFIER
Next Patent: MONOSTABLE MULTIVIBRATOR CIRCUIT
Next Patent: MONOSTABLE MULTIVIBRATOR CIRCUIT