Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SYNCHRONIZATION METHOD FOR ARRIVAL TIME OF PACKET AND ITS DEVICE
Document Type and Number:
Japanese Patent JPH07154422
Kind Code:
A
Abstract:
PURPOSE: To reduce the light loss of a method and device for synchronizing arrival time of a packet to that of another packet by reducing the number of optical signal transmitting times between an optical module and an optical fiber delay line by setting the duration of an information packet flow to the half of the local time slot of a node or shorter. CONSTITUTION: A delay circuit 26 connected in series in a synchronizer 42 has a 2×2 LiNbO3 module 24 and a delay element 25. The delay element 25 (for example, an optical fiber) gives a delay (τ) equal to the duration of one packet and the serial connection of the delay circuit 26 can form three paths for passing packet flows to the synchronizer 42. When no packet flow enters between two frame clock checks or two packets exists in each frame, an appropriate delay is formed by means of the synthesizer 42 and S-characteristic can be preserved by only using two delay circuits 26. The duration of each packet, in addition, is set to <=1/2 of the local time slot of a node.

Inventors:
JIGUMUNTO HAASU
Application Number:
JP17616594A
Publication Date:
June 16, 1995
Filing Date:
July 06, 1994
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
AMERICAN TELEPHONE & TELEGRAPH
International Classes:
H04B10/27; H04B10/2507; H04B10/272; H04B10/29; H04L7/00; H04Q11/00; (IPC1-7): H04L12/56; H04B10/02; H04L7/00
Attorney, Agent or Firm:
Hirofumi Mimata



 
Previous Patent: scroll compressor

Next Patent: PACKET SWITCHING SYSTEM