To provide a system and a method for logic verification which system and method each handles macros as a black box and can realize error detection and counting of the data variation rate between the macros by using only input and output data.
A test benchmark 100 has a means which inputs the input data 112 to a circuit 101 having macros 12x (x=1, 2...n) divided for each function, a means which monitors the input of data to the macros 12x (x=1, 2...n), and a means which decide whether or not the output data from the macros 12x (x=1, 2...n) corresponding to the input data 112 satisfy the specifications of the circuit 101 by using error detection parts 14x (x=1, 2...n) and specifies where in the circuit 101 a macro 12x having a bug is present when the circuit 101 has the bug.
Next Patent: MANUFACTURE INSTRUCTION INFORMATION PREPARATION SYSTEM FOR PANEL FOR BUILDING