Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SCRAMBLE/DESCRAMBLE SYSTEM FOR NARROW BAND TRANSMISSION SYSTEM
Document Type and Number:
Japanese Patent JP62290225
Kind Code:
A
Abstract:

PURPOSE: To improve a scramble effect and to cut down costs by sampling a transmission signal and its inversion signal with the aid of a clock signal subjected to pattern setting and its inversion signal, scrambling them through addition and descrambling them with the aid of a clock reproduction signal under the same constitution.

CONSTITUTION: For outputting a prescribed clock pulse, the transmission signal A inputted to an input terminal 1 becomes a waveform B when it passes through the 1st switch means 3 and goes to a waveform C when it passes through the 2nd switching means 5. As a result, an output signal from an adder 7 becomes a waveform D, is completely deformed, and demonstrates a scramble effect. Since a clock pattern generator 9 sets the clock signal A to a sample pulse by a pattern having a frequency with different iterations, the scramble effect is further improved. A reception side operates in the reverse way of the above- mentioned procedure, and descramble is completed. A normal signal is outputted to an output terminal 8.


Inventors:
Shimakata, Masashi
Iwao, Megumi
Application Number:
JP1986000134375
Publication Date:
December 17, 1987
Filing Date:
June 10, 1986
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
PIONEER ANSWERPHONE MFG CORP
International Classes:
H04K1/02; H04L9/06; H04L9/14; H04L9/20; (IPC1-7): H04K1/02; H04L9/02



 
Previous Patent: PHASE LINE-UP CIRCUIT

Next Patent: DATA ERROR DETECTION CIRCUIT