Title:
TERMINAL SYSTEM
Document Type and Number:
Japanese Patent JP3861464
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide a terminal system for realizing the high safety of information stored in a terminal equipment and easily securing the high safety.
SOLUTION: The CPU 21 of the terminal equipment 2 prepares a random number and an IrDA part 23 is controlled by the CPU 21 and transmits the random number to a physical key 3 as an ID for collation. When the IrDA part 32 of the physical key 3 receives the ID from the terminal equipment 2, a control part 31 stores the received ID in an ID memory 33 in the case that the ID is not stored in the ID memory 33. Thereafter, the IrDA part 32 is controlled by the control part 31 and transmits the ID stored in the ID memory 33 to the terminal equipment 2. When the IrDA part 23 of the terminal equipment 2 receives the ID from the physical key 3, the CPU 21 compares the received ID with the random number, and in the case that they match, stores the received ID in the ID memory 22 as the ID for the collation.
More Like This:
| JP3578175 | MANAGEMENT CIRCUIT FOR MEMORY WORD |
| WO/2019/043717 | SECURED ACCESS CONTROL IN A STORAGE SYSTEM |
| WO/2021/032943 | CAPABILITY WRITE ADDRESS TRACKING |
Inventors:
Shuichi Sato
Hiroaki Takatsuto
Hiroaki Takatsuto
Application Number:
JP20398898A
Publication Date:
December 20, 2006
Filing Date:
July 17, 1998
Export Citation:
Assignee:
CASIO COMPUTER CO.,LTD.
International Classes:
G06F12/14; G06F15/00; G06F21/34; G06F21/44; G06F21/62; G06K17/00; G06K19/10; (IPC1-7): G06F15/00; G06F12/14; G06K17/00; G06K19/10
Domestic Patent References:
| JP4184586A | ||||
| JP9115036A | ||||
| JP950503A | ||||
| JP8212165A |
Attorney, Agent or Firm:
Hiroshi Arafune
Yoshio Arafune
Yoshio Arafune
Previous Patent: METHOD AND DEVICE FOR PICTURE DISPLAY CONTROL
Next Patent: CERAMICS CIRCUIT SUBSTRATE FOR POWER SEMICONDUCTOR MODULE
Next Patent: CERAMICS CIRCUIT SUBSTRATE FOR POWER SEMICONDUCTOR MODULE