Title:
フラグ量子ビットの結果を識別するための三価格子スキーム
Document Type and Number:
Japanese Patent JP7471401
Kind Code:
B2
Abstract:
Techniques regarding encoding a quantum circuit to a trivalent lattice scheme to identify flag qubit outcomes are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a graph component that can encode a quantum circuit to a trivalent lattice that maps an ancilla qubit to a plurality of data qubits via a plurality of flag qubits based on a connectivity scheme of the quantum circuit.
Inventors:
Chamberlain, Christopher
Yodel, Theodor
Cross, Andrew
Juu, Guanyu
Yodel, Theodor
Cross, Andrew
Juu, Guanyu
Application Number:
JP2022522329A
Publication Date:
April 19, 2024
Filing Date:
October 21, 2020
Export Citation:
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION
International Classes:
G06N10/40; G06N10/70
Foreign References:
| US20190044543 | ||||
| US20180032894 |
Other References:
BAIREUTHER, P. et al.,NEURAL NETWORK DECODER FOR TOPOLOGICAL COLOR CODES WITH CIRCUIT LEVEL NOISE,ARXIV:1804.02926V1,CORNELL UNIVERSITY LIBRARY,2018年04月09日,pp.1-9,https://arxiv.org/abs/1804.02926
Attorney, Agent or Firm:
Tadashi Taneichi
Previous Patent: Pant-type garments and methods for making pant-type garments
Next Patent: Power measurements in switched mode power supplies
Next Patent: Power measurements in switched mode power supplies