Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
TIME DIVISION MULTIPLEX DIGITAL COUNTER CIRCUIT
Document Type and Number:
Japanese Patent JPS59224927
Kind Code:
A
Abstract:

PURPOSE: To optimize the titled circuit for a device requiring lots of independent counter circuits having prescribed time by providing a specific counter, a means for discriminating a count time, a means for setting the count time, a specific counter operation commanding means, a specific counter re-operating means, and a specific counter count end informing means.

CONSTITUTION: A counter 11 is driven by a clock 2 and used to designate a counter number. A switching device 12 is used to switch an output of the counter 11 and an output of a numeral entry device 22 for designating counter. A storage device 13 holds a count value of each counter at that time. A count number of a counter having a counter number designated by the counter 11 is extracted in a numeral entry device 14 for temporary storage. An adder 15 increments this extracted count value by one step and a comparator 17 discriminates whether or not the said count value reaches a designated value in advance. A storage device 18 holds its designating value. Further, a storage device 30 stores whether or not each counter is in operation. Switching devices 19, 31 are the switching devices similar to the said switching device 12.


Inventors:
IMOTO KUNIO
Application Number:
JP9887483A
Publication Date:
December 17, 1984
Filing Date:
June 03, 1983
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NIPPON ELECTRIC CO
International Classes:
H03K21/00; H03K21/02; H04L1/16; (IPC1-7): H03K21/02
Attorney, Agent or Firm:
Uchihara Shin



 
Previous Patent: MAJORITY CIRCUIT

Next Patent: PULSE GENERATING CIRCUIT