Title:
【発明の名称】クロック再生
Document Type and Number:
Japanese Patent JPH06508969
Kind Code:
A
Abstract:
A method of recovery timing information and a clock recovery system for digital data signals are described, in which a digital data signal is assessed to determine the occurrence of a peak in part of the signal and the suitability of that peak for providing timing information. In the clock recovery systems described a peak evaluator has a maximum peak detector for determining the maximum oversampled value in a symbol period and the sampling point at which that maximum occurred, and peak score calculator for establishing a measure of the suitability of the peak by assessing the gradients of parts of the peak. The peak score associated with a maximum in the signal is compared with a similarly established minimum peak score by a comparator and the larger provided to a switch which, if the selected score exceeds a threshold, updates a phase lock loop, with the sampling point at which that peak occurred.
More Like This:
| WO/2001/015321 | APPARATUS FOR ANALOGUE INFORMATION TRANSFER |
| JPS62189812 | SYNCHRONIZING SIGNAL DETECTION CIRCUIT |
| JPH0650856 | [Title of the Invention] Digital signal ratchet circuit |
Inventors:
Web, William Timothy
Application Number:
JP50207192A
Publication Date:
October 06, 1994
Filing Date:
July 02, 1992
Export Citation:
Assignee:
British Telecommunications Public Limited Company
International Classes:
H04L7/027; H04L7/00; H04L7/02; H04L7/033; H04L27/38; H04L; (IPC1-7): H04L7/027; H04L27/38
Attorney, Agent or Firm:
Takehiko Suzue (3 outside)