Title:
【発明の名称】画像処理装置
Document Type and Number:
Japanese Patent JP3033575
Kind Code:
B1
Abstract:
An image processing system whose circuit size is small, and whose dissipation power is small is provided. The image processing system executes digital image processing of an interval of active pixel in the condition that a first internal logic description is written in a field programmable gate array. Subsequently, in interval of non-active pixel with the exception of the interval of active pixel, the image processing system executes digital control processing in the condition that the first internal logic description of the field programmable gate array is rewritten to a second internal logic description. The image processing system executes again the digital image processing in the condition that the second internal logic description of the field programmable gate array is rewritten to the first internal logic description.
Inventors:
Takao Toi
Application Number:
JP3897099A
Publication Date:
April 17, 2000
Filing Date:
February 17, 1999
Export Citation:
Assignee:
NEC
International Classes:
H04N5/14; G06T1/00; G06T1/20; H04N5/232; H04N5/243; H04N5/52; H04N7/24; H04N9/73; H04N19/00; H04N19/42; H04N19/46; H04N19/625; H04N19/70; H04N19/85; H04N19/91; (IPC1-7): G06T1/00; H04N5/14; H04N5/232; H04N5/243; H04N7/24; H04N9/73
Domestic Patent References:
| JP8340480A | ||||
| JP6131155A | ||||
| JP5108347A |
Attorney, Agent or Firm:
Takao Maruyama