Title:
【発明の名称】発振回路
Document Type and Number:
Japanese Patent JP2716869
Kind Code:
B2
Abstract:
Since the clocked inverter (12; 13; 14; 15; 16) operates during a predetermined period of time after the start of the oscillation, a feedback circuit is formed by the clocked inverter (12; 13; 14; 15; 16) and the inverter (20) at the start time of the oscillation. The oscillation circuit is therefore driven by a large amount of current and thus the oscillation start time can be shorten and the oscillation start voltage can be lowered. On the other hand, the oscillation circuit is driven only by the inverter (20) after starting the oscillation. Since a constant current means is inserted serially in the path of the power source of the inverter, the constant operating current always flows through the inverter (20) without being affected by the variations of the threshold voltage of the transistors and the variations of the power source voltages. As a result, a low consumption current characteristic of the oscillation circuit can be obtained under low power source voltage.
More Like This:
| JPS54109747 | OUTPUT INVERTING DEVICE FOR FLIP-FLOP CIRCUIT |
| JPH0983318 | TIMING PULSE GENERATION CIRCUIT |
Inventors:
Hiroshi Mobara
Kenichi Matsumoto
Ryuji Fujiwara
Kenichi Matsumoto
Ryuji Fujiwara
Application Number:
JP33307490A
Publication Date:
February 18, 1998
Filing Date:
November 29, 1990
Export Citation:
Assignee:
Toshiba Corporation
Toshiba Microelectronics Co., Ltd.
Toshiba Microelectronics Co., Ltd.
International Classes:
H03K3/02; H03B5/32; H03K3/03; H03K5/15; H03K5/24; (IPC1-7): H03K3/02; H03B5/32
Domestic Patent References:
| JP2274103A | ||||
| JP5528633A | ||||
| JP62225005A | ||||
| JP5364454A | ||||
| JP51123044A | ||||
| JP5724106A |
Attorney, Agent or Firm:
Takehiko Suzue (3 outside)