Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
【発明の名称】レーダ装置
Document Type and Number:
Japanese Patent JP2664512
Kind Code:
B2
Abstract:
PURPOSE:To prevent an increase of a false alarm rate by a method wherein the radar cross-sectional area of a target and the absolute velocity of the target are compared with prescribed reference values and a target to be detected is judged to be absent when the values thereof are larger than the reference values, while it is judged to be present when the former values are smaller than the latter. CONSTITUTION:An output of a Doppler filter 1 is inputted to an amplitude computing circuit 2 and an amplitude is determined. The value of this amplitude passing through a detector 3 and an output of a distance computing circuit 4 are inputted to a sigma (a radar cross-sectional area) computing circuit 6 and the value of sigma is determined by a prescribed formula. This value of sigma and a prescribed reference value are inputted to a sigma comparing circuit 8. In a v (absolute velocity of a target) computing circuit 7, the absolute velocity of the target is determined by a prescribed formula. This value of (v) and a prescribed reference value are inputted to a (v) comparing circuit 9. Outputs of the circuits 8 and 9 are always H when both sigma and (v) are the reference values or below, while they are L when these values exceed the reference values. An OR circuit 10 outputs H to a gate circuit 11 when either of the outputs of the circuits 8 and 9 is H, and therefore an output of the circuit 4 is outputted to a display device 5 at this time. When the output of the circuit 10 is L, a target to be detected is judged to be absent and the output of the circuit 4 is not outputted to the display device 5.

Inventors:
TSUNETOMI SHIGEKI
YASUFUKU MASAKI
Application Number:
JP6459390A
Publication Date:
October 15, 1997
Filing Date:
March 15, 1990
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MITSUBISHI DENKI KK
International Classes:
G01S13/52; G01S13/56; G01S7/292; (IPC1-7): G01S7/292; G01S13/52
Domestic Patent References:
JP225781A
JP4870572A
Attorney, Agent or Firm:
Kenichi Hayase



 
Previous Patent: 増幅回路

Next Patent: セメント系板の製造方法