Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
VERTICAL SYNCHRONIZING PULSE SEPARATION CIRCUIT
Document Type and Number:
Japanese Patent JPS5831666
Kind Code:
A
Abstract:

PURPOSE: To separate a vertical synchronizing pulse only from a composite synchronizing signal, by attenuating other pulses except the vertical synchronizing pulse at a Miller integrator.

CONSTITUTION: A composite synchronizing signal is inputted to a terminal 42. The time constant consisting of a resistor 15 and a capacitor 16 is taken smaller than a horizontal synchronizing pulse and an equalizing pulse and larger than a vertical synchronizing pulse. When the integration time constant is sufficiently smaller than the pulse width, an input signal is outputted as it is. Further, when sufficiently larger, no input signal is outputted. Thus, the integrator can sufficiently attenuate components other than a vertical synchronizing signal in the composite synchronizing signal. But the vertical synchronizing signal is also attenuated. Further, through the use of a voltage comparator 18 having a reference voltage source for the purpose of slicing, the vertical synchronizing signal can be accurately picked up.


Inventors:
WATANABE MASAHIRO
SUGANO HITOSHI
Application Number:
JP12997981A
Publication Date:
February 24, 1983
Filing Date:
August 19, 1981
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
G01R13/32; H04N5/10; (IPC1-7): H04N5/08
Domestic Patent References:
JPS5750176A1982-03-24
JPS55147079A1980-11-15
JPS5518896B21980-05-22
Attorney, Agent or Firm:
Shigetaka Awano (1 person outside)



 
Previous Patent: ガラスクロス

Next Patent: VIDEO SIGNAL GENERATOR