Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CIRCUIT FOR GENERATING ZERO PHASE SIGNAL OF POWER SUPPLY VOLTAGE
Document Type and Number:
Japanese Patent JPS5990423
Kind Code:
A
Abstract:

PURPOSE: To obtain a zero phase signal of power supply voltage having an optional width and risen from a zero phase point of the power supply by providing a constant voltage diode, the 1st and the 2nd resistors, a capacitor 14, a buffer circuit and a dissidence circuit.

CONSTITUTION: A power supply voltage is divided by the constant voltage diode 11 and the 1st resistor 12, an inverse voltage limited by a Zener voltage is applied to the constant voltage diode 11 at each half wave and a rectangular wave in synchronizing with the power supply voltage is generated. The 2nd resistor 13 and the capacitor 14 divide an applied voltage Vz of the constant voltage diode 11 to constitute a charge/discharge circuit. The voltage VE of the capacitor 14 is applied to the buffer circuit 15 as an input and a rectangular wave output VF having a little delay than the Vz compared with a threshold value is generated. The dissidence circuit 16 ORs exclusively the applied voltage Vz with the output voltage VF of the buffer circuit 15, and the rectangular wave risen from the zero phase point of the power supply voltage is outputted. Further, the width of the output waveform in this case can be changed freely depending on the time constant comprising the resistor 13 and the capacitor 14.


Inventors:
NAKAMURA TAKESHI
KIUCHI MITSUSACHI
IMAHASHI HISASHI
Application Number:
JP20067582A
Publication Date:
May 24, 1984
Filing Date:
November 15, 1982
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
G05F1/10; H03K5/1536; H03K17/13; (IPC1-7): G05F1/64; H03K5/153; H03K6/00; H03K17/13
Attorney, Agent or Firm:
Akira Kobiji (2 outside)



 
Previous Patent: Peak oppression circuit

Next Patent: DRIVER OF CAPACITIVE LOAD