Title:
不揮発性メモリシステムにおける最低頻度消去ブロックの追跡
Document Type and Number:
Japanese Patent JP2006504199
Kind Code:
A
Abstract:
Methods and apparatus for performing wear leveling in a non-volatile memory system are disclosed. According to one aspect of the present invention, one method for processing elements included in a non-volatile memory of a memory system includes obtaining erase counts associated with elements and grouping a number of the elements into a first set. Each element has an associated erase count that substantially indicates a number of times the element has been erased. Grouping the number of elements into the first set includes selecting elements included in the plurality of elements which have the lowest associated erase counts of the erase counts associated with the plurality of elements. The method also includes storing the erase counts associated with the first set in a memory component substantially within a table.
More Like This:
| JPH03241435 | PIPE LINE SYSTEM |
| JP2008059007 | SEMICONDUCTOR STORAGE DEVICE |
| JPH06325600 | TEST PATTERN GENERATING CIRCUIT FOR MEMORY |
Inventors:
Chan, Robert Sea
Kwami, Berman
Sabet-Shaggy, Far Cid
Kwami, Berman
Sabet-Shaggy, Far Cid
Application Number:
JP2004548318A
Publication Date:
February 02, 2006
Filing Date:
September 10, 2003
Export Citation:
Assignee:
SanDisk Corporation
International Classes:
G06F12/16; G06F12/00; G06F12/02
Attorney, Agent or Firm:
Kazuo Shamoto
Tadashi Masui
Yasushi Kobayashi
Akio Chiba
Hiroyuki Tomita
Yoshio Akimoto
Tadashi Masui
Yasushi Kobayashi
Akio Chiba
Hiroyuki Tomita
Yoshio Akimoto