Title:
UNIT DEVICE AND CLOCK DISTRIBUTION CIRCUIT
Document Type and Number:
Japanese Patent JP2003150271
Kind Code:
A
Abstract:
To reduce the delay of a clock signal to be transmitted to each of a plurality of unit devices when those ground-separated unit devices where clock signals should be synchronously operated are cascade-connected.
This unit device is provided with a clock source connector 12 for connecting a clock source 14, a reception connector 17, a transmission connector 18, a unit functioning part 16, and a clock distribution circuit 20 connected to each of them. The clock distribution circuit 20 includes a photocoupler 15, and the photocoupler 15 is connected between the unit functioning part 16 and the reception connector 17, and not connected between the reception connector 17 and the transmission connector 18.
Inventors:
KATO SHINTA
KONDO KOJI
KONDO KOJI
Application Number:
JP2001345723A
Publication Date:
May 23, 2003
Filing Date:
November 12, 2001
Export Citation:
Assignee:
OKI ELECTRIC IND CO LTD
OKI COMTEC LTD
OKI COMTEC LTD
International Classes:
G06F1/10; H01L31/12; H04B10/00; H04B10/556; H04L25/02; (IPC1-7): G06F1/10; H04B10/00
Attorney, Agent or Firm:
Takashi Ogaki
Previous Patent: SECURITY SYSTEM AND POWER CONTROLLER FOR COMPUTER
Next Patent: PERSONAL DIGITAL ASSISTANT AND ITS ORIGINAL PASSING PLATE
Next Patent: PERSONAL DIGITAL ASSISTANT AND ITS ORIGINAL PASSING PLATE