Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
UNITARY INFORMATION READER BETWEEN ASYNCHRONOUS DIGITAL CIRCUITS
Document Type and Number:
Japanese Patent JPS57194636
Kind Code:
A
Abstract:
Arrangement for reading out defined data from a digital switching device with asynchronous control signals for sequential switching of the device and transferring of the data from another switching device. The arrangement includes circuits for applying a signal to the other switching device for sequentially switching the other device and a buffer memory for temporarily storing state variables of the first switching device and circuits for applying a read pulse to the second-mentioned switching device together with circuits for transferring the state variables stored in the buffer memory to the first-mentioned switching device. The arrangement further includes a cross-coupled gate arrangement including at least two cross-coupled gates of which the first one has an input impressible with a clock pulse and the second one has an input impressible with a read pulse, and wherein the first one gate has an output delivering a transfer signal, and circuitry for applying the transfer signal to an input of the buffer memory.

Inventors:
IRUMUFURIITO BURONME
RAINHORUTO BURUNNAA
HAINTSU RAIMAA
Application Number:
JP7908382A
Publication Date:
November 30, 1982
Filing Date:
May 11, 1982
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SIEMENS AG
International Classes:
G06F13/42; G06F5/06; G06F5/08; G06F13/00; G06F15/16; G06F15/17; H03K21/08; H04L7/02; H04L25/30; (IPC1-7): G06F3/00; G06F5/06; H03K21/08



 
Previous Patent: JPS57194635

Next Patent: PHASE LOCKED LOOP LOCK DETECTING CIRCUIT